IEEE 1012-2024 img
Aktívna norma | Vydaná: 22.08.2025

IEEE 1012-2024

IEEE Standard for System, Software, and Hardware Verification and Validation

Dostupné jazyky: Anglicky

Dostupné prevedenie: Zabezpečené PDF - okamžité stiahnutie, Tlačené

od 178.80 EUR zobraziť na eshopu

Podrobné informácie

Označenie: IEEE 1012-2024

Dátum vydania: 22.08.2025

Stránok: 309

Krajina: Medzinárodná technická norma

Kde kúpiť?

Môžete zakúpiť na eshop.normservis.sk

Anotácia

Revision Standard - Active.
The Verification and Validation (V&V) processes are used to determine whether the development products of a given activity conform to the requirements of that activity and whether the product satisfies its intended use and user needs. V&V life cycle process requirements are specified for different integrity levels. The scope of V&V processes encompasses systems, software, and hardware, and it includes their interfaces. Systems, software, and hardware being developed, maintained, or reused [legacy, commercial off-the-shelf (COTS), non-developmental items] can be the system of interest to which this standard is applied. The term software also includes firmware and microcode, and each of the terms system, software, and hardware includes related information or documentation. V&V processes include the analysis, evaluation, review, inspection, assessment, and testing of products.

ISBN: 979-8-8557-1176-9, 979-8-8557-1683-2, 979-8-8557-1684-9
Number of Pages: 309
Product Code: STDAPE27296, STD27623, STDPD27623
Keywords: acceptance testing, adaptive, Agile, AI, architecture evaluation, artificial intelligence, component testing, concept documentation evaluation, COTS, criticality, criticality analysis, design evaluation, disposal plan evaluation, environmental Verification and Validation (V&V) factors, field programmable gate array, firmware, FPGA, hardware life cycle, hardware V&V, hardware Verification and Validation, hazard analysis, IEEE 1012(TM), implementation evaluation, independent V&V, integration testing, integrity level, interface analysis, IV&V, machine learning, microcode, minimum V&V tasks, ML, nth of a kind, objective evidence, operating procedure evaluation, qualification testing, quality assurance, regression analysis, regression testing, requirements allocation analysis, requirements evaluation, reuse software, risk analysis, security analysis, SaaS software life cycle, software as a service, software quality assurance, software V&V, software Verification and Validation, source code documentation evaluation, source code evaluation, SQA, stakeholder needs and requirements evaluation, system element interaction analysis, system life cycle, system maintenance strategy assessment, system of interest, system requirements evaluation, system V&V, system Verification and Validation, testing, traceability analysis, V&V, V&V measures, Validation, Verification, vignette
Category: Computer Engineering
Draft Number: P1012/D21, Aug 2024 - APPROVED DRAFT
Loading
Cookies Cookies

Potřebujeme Váš souhlas k využití jednotlivých dat, aby se Vám mimo jiné mohli ukazovat informace týkající se Vašich zájmů. Souhlas udělíte kliknutím na tlačítko „OK“.

Souhlas můžete odmítnout zde.

Zde máte možnost přizpůsobit si nastavení souborů cookies v souladu s vlastními preferencemi.

Potřebujeme Váš souhlas k využití jednotlivých dat, aby se Vám mimo jiné mohli ukazovat informace týkající se Vašich zájmů.