Active standard | Published: 19/10/2023

IEEE/IEC 62530-2-2023

IEEE/IEC International Standard--SystemVerilog--Part 2: Universal Verification Methodology Language Reference Manual

Available languages: English

Available design: electronic (protected pdf) - Immediate download, Print design

from 246.00 USD show on eshop

Detail information

Designation: IEEE/IEC 62530-2-2023

Publication date: 19/10/2023

Pages: 461

Country: International technical standard

Where to buy?

You can buy at www.mystandards.biz

Anotation

Adoption Standard - Active.
The Universal Verification Methodology (UVM) that can improve interoperability, reduce the cost of using intellectual property (IP) for new projects or electronic design automation (EDA) tools, and make it easier to reuse verification components is provided. Overall, using this standard will lower verification costs and improve design quality throughout the industry. The primary audiences for this standard are the implementors of the UVM base class library, the implementors of tools supporting the UVM base class library, and the users of the UVM base class library.

ISBN: 979-8-8557-0213-2, 979-8-8557-0214-9
Number of Pages: 461
Product Code: STD26542, STDPD26542
Keywords: agent, blocking, callback, class, component, consumer, driver, event, export, factory, function, generator, IEEE 1800.2™, member, method, monitor, non-blocking, phase, port, register, resource, sequence, sequencer, transaction-level modeling, verification methodology
Category: Design Automation

Popular Publishers

full catalog