Aktivní norma | Vydána: 19.10.2023

IEEE/IEC 62530-2-2023

IEEE/IEC International Standard--SystemVerilog--Part 2: Universal Verification Methodology Language Reference Manual

Dostupné jazyky: Anglicky

Dostupné provedení: Zabezpečené PDF - okamžité stažení, Tištěné

od 5 195.00 CZK zobrazit na eshopu

Podrobné informace

Označení: IEEE/IEC 62530-2-2023

Datum vydání: 19.10.2023

Stran: 461

Země: Mezinárodní technická norma

Kde koupit?

Můžete zakoupit na eshop.normservis.cz

Anotace

Adoption Standard - Active.
The Universal Verification Methodology (UVM) that can improve interoperability, reduce the cost of using intellectual property (IP) for new projects or electronic design automation (EDA) tools, and make it easier to reuse verification components is provided. Overall, using this standard will lower verification costs and improve design quality throughout the industry. The primary audiences for this standard are the implementors of the UVM base class library, the implementors of tools supporting the UVM base class library, and the users of the UVM base class library.

ISBN: 979-8-8557-0213-2, 979-8-8557-0214-9
Number of Pages: 461
Product Code: STD26542, STDPD26542
Keywords: agent, blocking, callback, class, component, consumer, driver, event, export, factory, function, generator, IEEE 1800.2™, member, method, monitor, non-blocking, phase, port, register, resource, sequence, sequencer, transaction-level modeling, verification methodology
Category: Design Automation

Populární vydavatelé

celý katalog