IEC 61523-1-ed.3.0

Podrobné informace

Označení: IEC 61523-1-ed.3.0

Datum vydání: 11.10.2023

Stran: 0

Země: Mezinárodní technická norma

Kde koupit?

Můžete zakoupit na eshop.normservis.cz

Anotace

IEC 61523-1:2023 focuses on delay and power calculation for integrated circuit design with support for modeling logical behavior and signal integrity. The standard specifications covered in this document are as follows: - Description language for timing and power modeling, called the “delay calculation language” (DCL) - Software procedural interface (PI) for communications between EDA applications and compiled libraries of DCL descriptions - Standard file exchange format for parasitic information about the chip design: Standard Parasitic Exchange Format (SPEF) - Informative usage examples - Informative notes. This is an IEC/IEEE dual logo standard.