Potřebujeme Váš souhlas k využití jednotlivých dat, aby se Vám mimo jiné mohli ukazovat informace týkající se Vašich zájmů. Souhlas udělíte kliknutím na tlačítko „OK“.
Page 149
Designation of phase differences by hour numbers in three-phase AC systems
Available languages: English
Available design: Print design
Delay and power calculation standards -- Part 2: Pre-layout delay calculation specification for CMOS ASIC libraries
Available languages: English
Available design: Print design
Delay and power calculation standards -- Part 1: Integrated circuit delay and power calculation systems
Available design: Print design
Design automation. Part 1: VHDL language reference manual
Available design: Print design
Behavioural languages. Part 2: VHDL multilogic system for model interoperability
Available design: Print design
Behavioural languages. Part 3-2: Mathematical operation in VHDL
Available design: Print design
Behavioural languages. Part 3-3: Synthesis in VHDL
Available design: Print design
Design automation. Part 1: Standard test language for all systems. Common abbreviated test language for all systems (C/ATLAS)
Available languages: English
Available design: Print design
Electronic Design Interchange Format (EDIF). Version 3 0 0 (IEC 61690- 1:2000)
Available languages: English
Available design: Print design
Electronic Design Interchange Format (EDIF). Part 2: Version 4 0 0 (IEC 61690-2:2000)
Available languages: English
Available design: Print design